Abstract-This letter describes a gate-first AlGaN/GaN highelectron mobility transistor (HEMT) with a W/high-k dielectric gate stack. In this new fabrication technology, the gate stack is deposited before the ohmic contacts, and it is optimized to stand the 870
.
To further improve the frequency performance of AlGaN/ GaN HEMTs, it is necessary to reduce the source and drain access resistances in addition to reducing the gate length [3] , [4] aligning the Schottky gate contact. This approach limits the minimum source-to-gate distance to around 500 nm, which makes very difficult to get source access resistances below 0.4 Ω · mm. To reduce the source and drain access resistance further, it is necessary to self-align the ohmic source and drain to the gate electrode. There are different approaches for fabricating self-aligned devices, like using n + cap layers [6] , regrowing the ohmic contacts [7] , and using the T-shaped gate as a hard mask for the ohmic evaporation [8] . In the latter approach, a gate stack that can stand the ohmic anneal temperatures (> 800
• C) is necessary for fabricating selfaligned HEMTs with minimum contact resistance. However, the traditional gate metallization formed by Ni/Au or Ti/Pt/Au does not survive these ohmic anneal temperatures.
In this letter, we report AlGaN/GaN HEMTs fabricated by using a gate-first process, where a tungsten/high-k dielectric gate is deposited before the ohmic contacts and then survives the 870
• C anneal necessary to form ohmic contacts. Devices were fabricated with Al 2 O 3 and HfO 2 gate dielectrics of different thicknesses, along with a combination of a Ga 2 O 3 /HfO 2 dielectric stack. These gate-first HEMTs are not only very useful for future self-aligned transistor structures but they also exhibit superior drain current density and transconductance compared to a reference HEMT with a standard Ni/Au/Ni gate stack.
II. DEVICE FABRICATION
The AlGaN/GaN transistor structure used in this letter was grown in Si (111) substrates by metal-organic chemical vapor deposition by Nitronex Corporation. The Al 0.26 Ga 0.74 N barrier had a thickness of 17 nm, and it is capped by a 2-nm unintentionally doped GaN layer. Further details about the growth technology can be found in [9] .
AlGaN/GaN transistors and metal-insulator-semiconductor (MIS) capacitors were fabricated on these wafers. First, mesa isolation was performed by electron cyclotron resonance etching with a 100-W BCl 3 /Cl 2 plasma. Then, the high-k dielectrics were deposited on the entire sample. Al 2 O 3 and HfO 2 films were deposited by a Cambridge Nanotech Savannah atomic layer deposition reactor, and Ga 2 O 3 was grown by oxidizing the GaN cap layer with an O 2 plasma, as described in [10] . A summary of the different dielectrics used in this letter is shown in Table I .
After depositing the gate dielectric, a 60-nm-thick tungsten gate with L g = 3 μm was deposited by e-beam evaporation and patterned by a liftoff process. After the ohmic contact lithography, the dielectric was removed from the contact regions by a buffered oxide etch (HF). Then, Ti-Al-Ni-Au source and drain contacts, with a source-drain separation of 6 μm, were deposited by e-beam evaporation. After the ohmic metal deposition and liftoff, the contacts (including the gate metal) were annealed at 870
• C for 30 s in a N 2 environment.
III. RESULTS AND DISCUSSION
The as-grown AlGaN/GaN wafers show a sheet charge density of 1.5 × 10 13 cm −2 and a sheet resistance of 380 Ω/ . The deposition of the high-k dielectrics on the wafer surface increased the charge density by 20% and decreased the sheet resistance by 15%, as measured by the Hall and transmission line measurements. It has been proposed that dielectric layers increase the mobile charge density by reducing the fixed polarization charge [11] .
Circular MIS capacitors with a diameter of 180 μm were fabricated on these samples. Fig. 1 shows the leakage current-voltage (I-V ) characteristics of devices with different gate dielectric materials. All the MIS devices studied in this letter showed an important reduction of the reverse and forward leakage currents by up to 100 000 times with respect to the standard Schottky contacts, even though the MIS devices underwent the 870
• C ohmic annealing. Capacitance measurements showed that the dielectric constants for Al 2 O 3 and HfO 2 were 10.8 and 18.1, respectively.
Capacitance-voltage hysteresis was measured in these capacitors by sweeping from −10 to 0 V and back to −10 V. The amount of hysteresis is an indicator of slow traps in the oxide and in the interface between the oxide and the semiconductor [12] . The use of a thin Ga 2 O 3 layer between the HfO 2 and the GaN epilayer significantly improves the quality of the interface and reduces hysteresis, as shown in Fig. 2 . In addition, the conductance method was used to measure the density of interface traps in the different dielectrics between the oxide and semiconductor by sweeping the small signal frequency from 500 Hz to 1 MHz while biasing the capacitors around the depletion point [13] . The capacitors with the HfO 2 dielectric (with and without the Ga 2 O 3 ) and Al 2 O 3 had maximum interface trap densities of around 1 × 10 12 and 3 × 10 13 cm −2 · eV −1 , respectively, and the characteristic frequencies of the HfO 2 and Al 2 O 3 interface traps were between 500 kHz and 1 MHz and less than 500 Hz, respectively. The predominance of slow traps in Al 2 O 3 interface accounts for the greater hysteresis in the C-V measurements of the W/Al 2 O 3 capacitors than in the W/HfO 2 capacitors.
The I ds -V ds output characteristics were measured for the HEMTs with different dielectrics. The gate voltage of each transistor was swept to the highest possible gate voltage (V gs,max ) without the gate leakage exceeding 0.1 mA/mm. The use of gate dielectric allows for 30%-40% higher I ds,max than in standard devices. As shown in Fig. 3 , the I ds,max for the HfO 2 HEMTs increases with the dielectric thickness, and in the Al 2 O 3 devices, I ds,max decreases with the dielectric thickness. These trends are currently under investigation and will be the subject of a future publication.
As shown in Fig. 4 , the transconductance of the MIS devices is higher than what would be expected considering the lower gate capacitance, even after taking the decrease in sheet resistance into account. There needs to be a relative increase in the saturation velocity or the mobility in order to account for this increase in transconductance. We believe that the presence of an insulator, particularly Al 2 O 3 , prevents mobility degradation due to the Schottky gate metal, which can explain the increase in transconductance and electron velocity, as also reported by other groups [14] [15] [16] .
Current collapse in the fabricated devices was characterized by pulsed-IV measurements with pulsewidths of 1 ms, 80 μs, and 200 ns and a load resistance of 100 Ω. Fig. 5(a) shows the reduction in I ds when the gate pulsewidth was changed from 1 ms to 200 ns. For all dielectrics, dispersion reduces with an increase in dielectric thickness, as also demonstrated for Si 3 N 4 [17] . The output characteristics shown in Fig. 5(b) show that the Al 2 O 3 dielectric passivates the AlGaN surface [16] . The predominance of slow traps in Al 2 O 3 may explain why Al 2 O 3 passivates the semiconductor better than the HfO 2 despite having a higher interface density than HfO 2 , but this is still under investigation.
IV. CONCLUSION
A new W/high-k dielectric gate stack has been developed, where Al 2 O 3 , HfO 2 , and Ga 2 O 3 + HfO 2 dielectrics have been evaluated. Devices with the W/dielectric gate stack were annealed at 870
• C and showed no reduction in performance compared to the reference HEMT. While the W/Al 2 O 3 HEMTs show the best transconductance and dispersion performance, the Ga 2 O 3 + HfO 2 combination has the best maximum drain current density, low interface traps, and negligible hysteresis along with transconductance that is comparable to that of standard Ni/Au/Ni gate HEMTs. Regardless of the dielectric used, these W/ high-k dielectric gates show great promise for self-aligned HEMTs in very high frequency applications.
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